|
- A Logic Circuit Simulation Library in C++ |
|
|
- A Logic Circuit Simulation Library in C++ |
#include <contassmod.h>
Inheritance diagram for lcs::ContinuousAssignmentModule< outbits, InExprType, delay >:
lcs::Module derivative) whose objects are created as a result of a continuous assignments. A continous assignment through the function lcs::Bus::cass is translated into a module which is of type lcs::ContinuousAssignmentModule. The busses involved in the continuous assignment expression are treated as input busses of this module. The bus to which the continuous assignment is made is treated as the output bus of the module. This module is hidden from libLCS users. The users cannot/will not know about such a creation, and hence will never need to use this class explicitly.
Public Member Functions | |
| ContinuousAssignmentModule (const Bus< outbits > &out, const InExprType &e) | |
| virtual | ~ContinuousAssignmentModule () |
| virtual void | onStateChange (int portId) |
| lcs::ContinuousAssignmentModule< outbits, InExprType, delay >::ContinuousAssignmentModule | ( | const Bus< outbits > & | out, | |
| const InExprType & | e | |||
| ) |
The only explicit and usefull constructor.
| virtual lcs::ContinuousAssignmentModule< outbits, InExprType, delay >::~ContinuousAssignmentModule | ( | ) | [inline, virtual] |
Destructor.
| void lcs::ContinuousAssignmentModule< outbits, InExprType, delay >::onStateChange | ( | int | portId | ) | [virtual] |
The function which is the work horse of the module. When a line state of a line which is a part of an input bus to the module changes, that line calls this function to notify the module about the lcs::LINE_STATE_CHANGE event.
Reimplemented from lcs::Module.
