|
- A Logic Circuit Simulation Library in C++ |
#include <register.h>
Inheritance diagram for lcs::Register< bits, edgeType, delay >:

| bits | The number of bits in the register. | |
| edgeType | The edge type at which the data at the input of the register is transefered to the output. | |
| delay | The delay with which the input should be transferred after the triggering edge occurs at the clock input. This can considered as a propogation delay. |
Public Member Functions | |
| Register (const Bus< bits > &out, const InputBus< bits > &in, const InputBus< 1 > &clk) | |
| virtual | ~Register () |
| virtual void | onPosEdge (int portId) |
| virtual void | onNegEdge (int portId) |
| const LineState | operator[] (const int &i) |
| lcs::Register< bits, edgeType, delay >::Register | ( | const Bus< bits > & | out, | |
| const InputBus< bits > & | in, | |||
| const InputBus< 1 > & | clk | |||
| ) |
Constructor. The only usefull constructor.
| out | The output bus, or the read bus, of the register. | |
| in | The input bus, or the write bus, of the register. |
| lcs::Register< bits, edgeType, delay >::~Register | ( | ) | [virtual] |
Destructor.
| virtual void lcs::Register< bits, edgeType, delay >::onNegEdge | ( | int | portId | ) | [inline, virtual] |
Internal function which will never be used by a user of libLCS.
Reimplemented from lcs::Module.
| virtual void lcs::Register< bits, edgeType, delay >::onPosEdge | ( | int | portId | ) | [inline, virtual] |
Internal function which will never be used by a user of libLCS.
Reimplemented from lcs::Module.
| const LineState lcs::Register< bits, edgeType, delay >::operator[] | ( | const int & | i | ) | [inline] |
An overloaded read only operator[] which can be used to read the line state of the i-th bit of the register.